Hanyang Univ. ASIC Laboratory.



Contents

- 1. What HSPICE ?
- 2. HSPICE Components
- 3. Source
- 4. Analysis Types
- 5. HSPICE AvanWaves
- 6. Inverter Simulation

#### 1. What HSPICE ?

# 1.1 What HSPICE ?

#### What Hspice?

SPICE 1960 가 **Circuit Level SPICE** , IC Analog, Digital, Memory Design 가 , , **HSPICE** SPICE simulation netlist

# 1.2 Input netlist file rule

- Input netlist file rule
  - Hspice input file .sp / output .lis

.

.

- statement
   TITLE statement
- statement .END
- ◆ 2 Line '+'
- Line '\*'
- Netlist
- 0, GND
   Ground.

### 1.3 Complete .SP file

Inverter Simulation 🔸			
.lib c:/avanti/Hspice2001.2/sec/csp5hb5v_cla5hb5v_para.lib_r002a nn ◀─── .options list node post ◀────	Library	Ontion	
.temp 27 ◀ .global GROUND	Simulation	option	
* ELDO netlist generated by 'catpsj' on Mon Jan 27 2003 at 04:16:42 * component pathname : \$WORK/catpsj/catpsj/digitlib/inv1 ◀	Sub_circuit		
.subckt INV1 NOT_A A VCC VSS 🗲	Sub_circuit		1
M2 NOT_A A VSS VSS mn L=0.5u W=0.6u M=1 M1 NOT_A A VCC VCC mp L=0.5u W=1.2u M=1	Inverter Circu	uit	
.ends INV1 🗲	Sub_circuit		.ends
* MAIN CELL: component pathname : \$WORK/catpsj/catpsj/Idec/Inverter ◀───	Main Circuit		
X_XINU11 UOUT VIN VCC VSS INU1 ◀	Sub_circuit		2
R1 VOUT VSS 10Meg C1 VOUT VSS 1P	Inverter Outp	out Load	R C
UCC UCC 0 DC 3U USS USS 0 DC 0U	DC Source		
* UIN UIN 0 DC 3U → VIN UIN 0 SIN (1.5V 1.5V 10K 0 0) <del>&lt;</del> * UIN VIN 0 PULSE(0V 3V 20u 0.001n 0.001n 20u 40u) <del>&lt;</del> *	PULSE Sour	N Source ce	
* eldo include file.			
.tran 0.1u 400u ◀	Transient and	alysis	ion
.end <		.end	

### 2. HSPICE Components

# 2.1 Basic Units & Scale Factors

- Units
  - R Ohm
  - C Farad
  - ♦ L Henry

#### Scale Factors

$$F = 1e - 15$$
  $K = 1e3$   
 $P = 1e - 12$   $MEG = X = 1e6$   
 $N = 1e - 9$   $G = 1e9$   
 $U = 1e - 6$   
 $M = 1e - 3$ 

### 2.2 Passive Devices

- Passive Devices
  - R : Resistors
    - ★ Rxxx node1 node2 R\_value R1 1 0 100K
  - C : Capacitors
    - ★ Cxxx node1 node2 C\_value C1 1 0 100U
  - L : Inductors
    - ★ Lxxx node1 node2 L\_value
      - L1 1 0 10u

# 2.3 Active Devices

- Active Devices
  - ( = .model / .Lib / .Include parameter
  - D : Diodes
    - ★ Dxxx node1 node2 D\_name
      - D1 1 0 Dmbrm120lt3
    - .model D\_name D
       + Parameter value......

.MODEL Dmbrm120lt3 D +IS=1.81383e-12 RS=0.01 N=0.5 EG=0.6 +XTI=4 BV=20 IBV=0.0001 CJO=3.01257e-10 +VJ=0.534572 M=0.423885 FC=0.5 TT=1e-09 +KF=0 AF=1

### 2.3 Active Devices

• M : MOS Transistors

*	Mxxx D G S B mos_name L = L_value W = W_value M = n
NMOS	
M3 Hall Ga	• D : Mos drain node G : Gate node S : Source node B : bulk node
	• B : NMOS VSS (가 ), PMOS VCC (가 )
PMOS	<ul> <li>Mos_name .model file mos_name .</li> </ul>
	(parameter mn, nch, nmos)
	• L W 가 .
	• M W . ) M = 5 => W * 5
	M1 1 2 3 4 NMOS L=10u W=10u M=1
*	.model M_name NMOS ( or PMOS ) Level = x
	+ Parameter value
	.MODEL MM NMOS LEVEL=1

+IS=1e-32 VTO=2.92891 LAMBDA=0 +KP=180.273 CGSO=1.92171e-05 CGDO=1.39105e-06



3.1 DC Source

#### DC sources( DC analysis statement )

- Vxxx node1 node2 DC=Value
   V1 1 0 DC=5V
- Ixxx node1 node2 DC=Value
   I1 1 0 DC=10A

# 3.2 Sinusoidal Source

- Sinusoidal source function( = SIN)
  - Vxxx node1 node2 SIN (Vcm Vpeak Freq Td Damping Phase)
    - Vcm = sin wave
    - ★ Vpeak = sin wave peak . ,

Vcm ± Vpeak

- $\star$  Freq = sin wave frequency
- $\star$  Td = delay time
- Damping factor = damping factor in 1/sec
- ★ Phase factor = phase delay in degree

#### 3.2 Sinusoidal Source





# 3.3 Pulse Source

PW = V2 가

Per = Pulse

 $\star$ 

\*

- Pulse source function( = PULSE)
  - Vxxx node1 node2 PULSE (V1 V2 Td Tr Tf PW Per)

*	V1 = pulse가	initial voltage				
*	V2 = p <mark>u</mark> lse	voltage level				
*	Td = V1 < V2 V1 > V2	V1 V1	V2 V2	가 가	Tr Tf	
*	Tr = V1 < V2 V1 > V2	V1 V2 V2 V1	가 가	risi risi	ng delay tin ng delay tin	ne ne
*	Tf = V1 < V2 V1 > V2	V2 V1 V1 V2	가 가	fall fall	ing delay tin ing delay tin	me me

### 3.3 Pulse Source

V1 1 0 PULSE (0V 3V 1u 0.001n 0.001n 1u 2u) \* 500KHz



♦ V2 2 0 PULSE ( 3V 0V 1u 0.001n 0.001n 1u 2u ) \* 500KHz



### 3.4 Piece Wise Linear Source

- Piece Wise Linear source function( = PWL)
  - Vxxx node1 node2 PWL (T1 V1 T2 V2 T3 V3 ....)

*	T1 = V1	time
*	T2 = V2 가	time
*	T3 = V3 가	time

V1 1 0 PWL (0u 1V 1u 1V 1.5u 3V 4u 3V 4.5u 2V 6u 2V )



# 3.5 Sub - Circuit

- .SUBCKT
  - Circuit symbol

netlist

subckt syntax

가

- subckt circuit\_name Output1 node1 node2 node3 ..
   statement of circuit description ..
   ends circuit\_name
- ★ .subckt netlist

.subckt circuit\_name Output1 node1 node2 node3 ..
statement of circuit description ..
.ends sub\_circuit\_name
X\_circuit\_name Output1 node1 node2 node3 .. circuit\_name
( => node )

## 4. Analysis Types

# 4.1 Operating Point

#### Operating Point Calculation

DC Operating Point
 = Quiescent point

 DC Operating Point transient initial transient , DC , device small signal model AC

#### .OP ★ .TRAN UIC option ★ .OP 가 netlist SPICE 가 ★ .OP .lis

- Circuit Node voltage, Source current
- Power Dissipation at the Operating Point
  - current, conductance, capacitance, voltage ..

OP

# 4.2 DC analysis

#### DC Sweep Analysis

- Bias point circuit parameter signal sensitivity,
- DC statement .DC Vxx start stop inc .DC Vin 1V 3V 0.25 ( = Vin 1V 3V 0.25 기

.Tran

DC initialization

 .nodeset V(node\_name) = Value
 .nodeset V(node1) = 5V
 ( = node1

5V 가 ) UIC 가

small

4.3 AC analysis

AC Sweep Analysis

- DC OP , nonlinear device
   OP small signal model .
- .AC statement
   .AC Type Np Fstart Fstop
   .AC Dec 10
   1K 100Meg
   (= 7 1K ~ 100Meg
   (= 7 1K ~ 100Meg
   (= 7 1K ~ 100Meg
   log (100Meg / 1K) = 5 decades )

# 4.4 Transient analysis

#### Transient Analysis

- circuit
- .Tran statement
  - .Tran Tanalysis Tstop
  - .Tran 1us 3ms
  - <mark>(=3ms 1u</mark>s circuit

)

4.5 Options

#### .Lib

Simulation

Active source

parameter

- .Options
  - .Options list node post

#### .Temp

 Simulation temperature CMOS プト simulation
 Simulation
 Option (= .Temp 27) Chip Test
 Option (= .Temp 27)
 Chip Test



#### **AvanWaves**

# 5.1 Netlist

- da\_ic eldo.nspice file schematic netlist
- Simulation 가 netlist source, lib, analysis type 가 simulation 가 가

editor da\_ic edit

# 5.2 .sp file

File

#### eldo.nspice .sp file

eldo.nspice file save as

#### , Menu bar



5.2 .sp file

Navigator
 file (= inverter)

### File Path



<u>M</u> GC	<u>F</u> ile	<u>E</u> dit	<u>S</u> earch	⊻iew	Optio	ns <u>H</u> elp			
		(Session	Viewpoint: \$	WORK/cat	psi/catps	j/ldec/lnvi			
<u> </u>	/exp	ort/hom	e/catpsj/c	atpsj/lde	ec/Inve	rter/eldonet/	eldo.nspice		session_palette
* * c	omno	nent na	thname .	¢WAR	(In atra	ei/eatnei/dir	nitlih/inv.1	$\Delta$	Open
1.	ompo	ient pe	aumanie .	φινοιι	v caip	SjroatpSjruiç			Hierarchy
									Symbol
			Sa	ve docu	ment a	S			Language
le Pati	ı PRK	/catpsj	/catpsj/lc	lec/Inve	erter/in	verter.sp	Navigato	r	Setup
									Display
			ок	Rese	t	Cancel			Property Display
									Selection
	F)1	WOI IT	V/S/2 15						Report Chaola Solvenstia
	C1	VOUT	VSS 1P						Check Symbol
					,				Print
	VSS	S VSS	GROUND	DCOV	,				Session
*									
* e *	ldo ind	clude fi	le.					$\overline{\nabla}$	
4									

# 5.3 .sp file

.sp file Menu bar File Open Simulation Netlist netlist netlist



### 5.4 HSPICE

- HSPICE
  - xterm

# 가 simulation directory



[idecwg]/export/home/catps	j/catpsj/Idec >cd In	verter	
[idecwg]/export/home/catps	j/catpsj/Idec/Invert	er >	



Directory , HSPICE
 hspice .sp > .lis
 hspice inverter.sp > inverter.lis
 (=>.lis simulation error



### 5.5 AvanWaves

simulation error 가 , error 가 error .lis .
 error 가 avanwaves simulation

.sp

mwaves mwaves inverter.sp

🔀 xterm		
[idecwg]/export/home/catpsj/catpsj/Idec/Inverter	≻mwaves	inverter₊sp



#### AvanWaves

Results brow	wear	₩ Results Browser Deston: D0: C:\#avanti	#hspice2001,2₩w	ork₩idec₩INVE		- 1.	.sp file
		AP Transient: inverte	r simulation	*		- 2	Analysis
Design	nWaves 2001,2 (20010615) n Panels Window Meas ftw) 😂 💽 📰 ½ ve List	Hierarchy: Ty	/pes:	Curves:		2.	
		TIME Filter		Apply	Default		
	~		V A.J-				
			A AXIS				

### 5.7 AvanWaves

 Analysis type current

#### simulation

.

node voltage,

📲 Results Browser					_	
Design: D0: C:\#avanti\#hspice2001,2\#work\#idec\#INVERTER						
A0 Transient: inve	rter simulation	1				<b>_</b>
						-
•						•
Hierarchy:	Types:		Curves:			
Тор	Time	<b>A</b>	0	VCC	vin	*
	Voltages		vout	VSS		
-	Currents					
T F		-				-
- Current X-Axis -						
TIME		1	Apply		Default	
- Fliter						_
*			Арріу	<u> </u>	Default	
Cl	ose		Hel	p		



# Hierarchy sub\_circuit

#### netlist .SUBCKT 가 node voltage, current

👷 Results Browser					_	
Design: D0: C:\avanti\bracktrightarrow hspice2001, 2\bracktrightarrow work\bracktrightarrow idec\bracktrightarrow idec bracktrightarrow idea in the interval interval in the interval interval in the interval						
A0 Transient: inve	erter simulatio	n				<u>^</u>
I						▶
Hierarchy:	Types:		Curves:			
inv1: x_xinv11	Time Voltages Currents	Á	0 vout	VCC VSS	vin	4
Current X-Axis -						
TIME			Apply		Default	
Filter			Apply		Default	
CI	ose		He	lp		



.

#### simulation



### 5.7 AvanWaves



### 5.7 AvanWaves

Results Browser

#### node



5.7 AvanWaves

• Tool bar

Input Source SIN Source



### 5.7 AvanWaves

#### Input Source PULSE Source



#### 6. Inverter Simulation

# 6.1 Inverter Simulation

#### Inverter simulation

netlist 가 .sp file Hspice

.

Input Voltage Source SIN, PULSE simulation.





#### Hspui 2001.2 icon

<mark>is</mark> e hspui						<u> </u>
<u>F</u> ile <u>C</u> onfi	guration <u>T</u> o	ol <u>H</u> elp				
Design [						
Title						
Listing [						
	:\avanti\Hsp	ice2001.2\BIN	Napice.ex	MultiCpu	Option 1	-
						7
e)			∧ <b>4</b> 00		MEMO	
		A A				<u> </u>
Open	Simulate	Avanwaves	Multi-jobs	Edit LL	Edit NL	Ex
					VED-20	01.2
					VER:20	01.2

open <u>*C:/avanti/Hspice2001.2/sec/eldo nspice.sp*</u>



eldo nspice.sp

#### interface



eldo nspice.sp file da ic da\_ic netlist sp file . 1

schematic



#### Interface Edit NL netlist 가

#### 🛃 eldo nspice,sp - 메모장

파일(F) 편집(E) 서식(O) 도움말(H)

\* ELDO netlist generated by 'david' on Sat Feb 8 2003 at 21:01:30 \* component pathname : \$WORK/david/inverter .subckt INVERTER VOUT VCC VIN VSS M I\$1 VOUT VIN VCC VCC PCH L=0.35u W=1.4u M=1 M I\$2 VOUT VIN VSS VSS NCH L=0.35u W=1.4u M=1 .ends INVERTER \* MAIN CELL: component pathname : \$WORK/david/simulation X I\$1 VOUT VCC VIN VSS INVERTER R I\$254 VOUT USS 1K C\_I\$255 VOUT VSS 1P \* eldo include file. .end





인코딩(<u>E</u>):

ANSI

-

# 6.2 PC\_Hspice

#### file inverter.sp HSPICE

#### .sp file

```
♪ inverter.sp - 明모장

파일(E) 西집(E) 서식(Q) 도움말(出)

* ELDO netlist generated by 'david' on Sat Feb 8 2003 at 21:01:30

*

* component pathname : $WORK/david/inverter

*
.subckt INVERTER VOUT VCC VIN VSS

M_I$1 VOUT VIN VCC VCC PCH L=0.35u W=1.4u M=1

M_I$2 VOUT VIN VSS VSS NCH L=0.35u W=1.4u M=1
.ends INVERTER

*

* MAIN CELL: component pathname : $WORK/david/simulation

*

X_I$1 VOUT VCC VIN VSS INVERTER

R_I$254 VOUT VSS 1K

C_I$255 VOUT VSS 1P

*

* eldo include file.

*

.end
```

Library copy c:/avanti/Hspice2001.2/sec/library.txt



#### parameter mos\_model 기 parameter PCH -> mp / NCH -> mn





#### Hspice interface

#### 가 simulation



# 6.2 PC\_Hspice

Error 가

error 기

#### simulation

#### , .sp file

가

#### simulation

가

📊 hspice – c:\#avanti\#hspice2001,2\#sec\#ex1,sp	<u>- 🗆 ×</u>
<u>F</u> ile <u>H</u> elp	
lic: Checkout hspicewin; Encryption code: D695BA3BDF00	
lic: License/Maintenance for hspicewin will expire on 1-jan-0/2001.2000	
lic: NODE LOCKED DEMO license on host 박성진	
lic:	
Init: hspice initialization file: C:#avanti#Hspice2001.2#hspice.ini	
init: begin read circuit files, cpu clock= 1.16E+00	
option list	
option node	
init: end read circuit files, cpu clock= 1.94E+00 memory= 557 kb	
init: begin check errors, cpu clock= 1.94E+00	
init: end check errors, cpu clock= 1.94E+00 memory= 555 kb	
init: begin setup matrix, pivot= 10 cpu clock= 1.94E+00	
establish matrix – done, cpu clock= 1.94E+00 memory= 558 kb	
re-order matrix – done, cpu clock= 1.94E+00 memory= 558 kb	
init: end setup matrix, cpu clock= 1.95E+00 memory= 565 kb	
dcop: begin dcop, cpu clock= 1.95E+00	
dcop: end dcop, cpu clock= 1.95E+00 memory= 566 kb tot_iter= 7	
output: c:\avanti\hspice2001.2\sec\ex1.tr0	
sweep: tran tran0 begin, stop_t= 3.00E-03 #sweeps=**** cpu clock= 1.95E+00	
tran: time= 3.00050E-04 tot_iter= 1204	
tran: time= 6.00050E-04 tot_iter= 2404	
tran: time= 9.00050E-04 tot_iter= 3604	
tran: time= 1.20005E-03 tot_iter= 4804	_
tran: time= 1.50005E-03 tot_iter= 6004	



Error 가 simulation Avanwaves

<mark>UI</mark> hspui		_ 🗆 🗵
<u>F</u> ile <u>C</u> o	nfiguration <u>T</u> ool <u>H</u> elp	
Design	c:\avanti\hspice2001.2\sec\ex1.sp	
Title	inverter	
Listing	c:\avanti\hspice2001.2\sec\ex1.lis	
Version	C:\avanti\Hspice2001.2\BIN\hspice.ex MultiCpu Option	1
J		
Open	Simulate Avanwaves Multi-jobs Edit LL Edit NL	
<u>.</u>	VER:20	001.2

Error 가 Edit LL(=.lis)

error

# 6.3 Nand gate Simulation

#### Nand gate simulation

